Thor Thayer 8b39ab7290 Documentation, dt, socfpga: Add Altera Arria10 L2 cache binding ...

Add the device tree bindings needed to support the Altera L2 cache on
the Arria10 chip. Since all the peripherals share IRQs, the IRQ fields
are now in the ecc_manager.

Signed-off-by: Thor Thayer <tthayer@opensource.altera.com>
Acked-by: Rob Herring <robh@kernel.org>
Cc: devicetree@vger.kernel.org
Cc: dinguyen@opensource.altera.com
Cc: linux-arm-kernel@lists.infradead.org
Cc: linux@arm.linux.org.uk
Cc: linux-edac <linux-edac@vger.kernel.org>
Link: http://lkml.kernel.org/r/1458576106-24505-7-git-send-email-tthayer@opensource.altera.com
Signed-off-by: Borislav Petkov <bp@suse.de>

2016-03-29 10:30:07 +02:00

..

bindings

Documentation, dt, socfpga: Add Altera Arria10 L2 cache binding

2016-03-29 10:30:07 +02:00

00-INDEX

…

booting-without-of.txt

sh: add device tree support and generic board using device tree

2016-03-17 19:46:11 +00:00

changesets.txt

…

dynamic-resolution-notes.txt

…

of_unittest.txt

…

overlay-notes.txt

…

todo.txt

…

usage-model.txt

…